

# SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244 SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- PNP Inputs Reduce DC Loading
- Hysteresis at Inputs Improves Noise Margins

## description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical, active-low output-control ( $\overline{G}$ ) inputs, and complementary output-control ( $G$  and  $\overline{G}$ ) inputs. These devices feature high fan-out, improved fan-in, and 400-mV noise margin. The SN74LS' and SN74S' devices can be used to drive terminated lines down to 133  $\Omega$ .

SN54LS', SN54S' . . . J OR W PACKAGE  
SN74LS240, SN74LS244 . . . DB, DW, N, OR NS PACKAGE  
SN74LS241 . . . DW, N, OR NS PACKAGE  
SN74S' . . . DW OR N PACKAGE



† 2G for 'LS241 and 'S241 or  $\overline{2G}$  for all other drivers.

SN54LS', SN54S' . . . FK PACKAGE  
(TOP VIEW)



† 2G for 'LS241 and 'S241 or  $\overline{2G}$  for all other drivers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

**SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244  
 SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244  
 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

**ORDERING INFORMATION**

<b>T<sub>A</sub></b>	<b>PACKAGE†</b>		<b>ORDERABLE PART NUMBER</b>	<b>TOP-SIDE MARKING</b>
0°C to 70°C	PDIP – N	Tube	SN74LS240N	SN74LS240N
			SN74LS241N	SN74LS241N
			SN74LS244N	SN74LS244N
			SN74S240N	SN74S240N
			SN74S241N	SN74S241N
			SN74S244N	SN74S244N
	SOIC – DW	Tube	SN74LS240DW	LS240
		Tape and reel	SN74LS240DWR	
		Tube	SN74LS241DW	LS241
		Tape and reel	SN74LS241DWR	
		Tube	SN74LS244DW	LS244
		Tape and reel	SN74LS244DWR	
		Tube	SN74S240DW	S240
		Tape and reel	SN74S240DWR	
		Tube	SN74S241DW	S241
		Tape and reel	SN74S241DWR	
		Tube	SN74S244DW	S244
		Tape and reel	SN74S244DWR	
	SOP – NS	Tube	SN74LS240NSR	74LS240
			SN74LS241NSR	74LS241
			SN74LS244NSR	74LS244
	SSOP – DB	Tape and reel	SN74LS240DBR	LS240
			SN74LS244DBR	LS244

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



**SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244  
SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244  
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

**ORDERING INFORMATION (CONTINUED)**

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	CDIP – J	Tube	SN54LS240J	SN54LS240J
			SNJ54LS240J	SNJ54LS240J
			SN54LS241J	SN54LS241J
			SNJ54LS241J	SNJ54LS241J
			SN54LS244J	SN54LS244J
			SNJ54LS244J	SNJ54LS244J
			SN54S240J	SN54S240J
			SNJ54S240J	SNJ54S240J
			SN54S241J	SN54S241J
			SNJ54S241J	SNJ54S241J
			SN54S244J	SN54S244J
			SNJ54S244J	SNJ54S244J
	CFP – W	Tube	SNJ54LS240W	SNJ54LS240W
			SNJ54LS241W	SNJ54LS241W
			SNJ54LS244W	SNJ54LS244W
			SNJ54S240W	SNJ54S240W
			SNJ54S241W	SNJ54S241W
			SNJ54S244W	SNJ54S244W
	LCCC – FK	Tube	SNJ54LS240FK	SNJ54LS240FK
			SNJ54LS241FK	SNJ54LS241FK
			SNJ54LS244FK	SNJ54LS244FK
			SNJ54S240FK	SNJ54S240FK
			SNJ54S241FK	SNJ54S241FK
			SNJ54S244FK	SNJ54S244FK



† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



**SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244  
 SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244  
 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002


**schematics of inputs and outputs**



SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244  
 SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244  
 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

logic diagram



Pin numbers shown are for DB, DW, J, N, NS, and W packages.





**SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244  
SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244  
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS†		SN54LS'			SN74LS'			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.5		-1.5	V	
Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	V <sub>CC</sub> = MIN		0.2	0.4		0.2	0.4	V	
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -3 mA	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX,	2.4	3.4		2.4	3.4	V	
	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.5 V,	2			2			
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 12 mA			0.4		0.4	V	
							0.5		
I <sub>OZH</sub>	V <sub>CC</sub> = MAX, V <sub>IL</sub> = MAX	V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.7 V			20		20	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = MAX, V <sub>IL</sub> = MAX	V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.4 V			-20		-20	μA	
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V				0.1		0.1	mA	
I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20		20	μA	
I <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>IL</sub> = 0.4 V				-0.2		-0.2	mA	
I <sub>OS</sub> §	V <sub>CC</sub> = MAX,				-40	-225	-40	-225	mA
I <sub>CC</sub>	V <sub>CC</sub> = MAX, Output open	Outputs high	All		17	27	17	27	mA
		Outputs low	'LS240		26	44	26	44	
			'LS241, 'LS244		27	46	27	46	
		Outputs disabled	'LS240		29	50	29	50	
'LS241, 'LS244			32	54	32	54			

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see Figure 1)**

PARAMETER	TEST CONDITIONS		'LS240			'LS241, 'LS244			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	R <sub>L</sub> = 667 Ω,	C <sub>L</sub> = 45 pF	9	14		12	18	ns	
t <sub>PHL</sub>			12	18		12	18		
t <sub>PZL</sub>	R <sub>L</sub> = 667 Ω,	C <sub>L</sub> = 45 pF	20	30		20	30	ns	
t <sub>PZH</sub>			15	23		15	23		
t <sub>PLZ</sub>	R <sub>L</sub> = 667 Ω,	C <sub>L</sub> = 5 pF	10	20		10	20	ns	
t <sub>PHZ</sub>			15	25		15	25		



# SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244 SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

## recommended operating conditions

		SN54S'			SN74S'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
I <sub>OH</sub>	High-level output current			-12			-15	mA
I <sub>OL</sub>	Low-level output current			48			64	mA
	External resistance between any input and V <sub>CC</sub> or ground			40			40	kΩ
T <sub>A</sub>	Operating free-air temperature (see Note 3)	-55		125	0		70	°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
3. An SN54S241J operating at free-air temperature above 116°C requires a heat sink that provides a thermal resistance from case to free air, R<sub>θCA</sub>, of not more than 40°C/W.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONST		SN54S'			SN74S'			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	V <sub>CC</sub> = MIN		0.2	0.4		0.2	0.4		V
V <sub>OH</sub>	V <sub>CC</sub> = MIN	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA						2.7	V
	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -3 mA	2.4	3.4		2.4	3.4		
	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.5 V, I <sub>OH</sub> = MAX	2			2			
V <sub>OL</sub>	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = MAX			0.55			0.55	V
I <sub>OZH</sub>	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, V <sub>O</sub> = 2.4 V			50			50	μA
I <sub>OZL</sub>	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, V <sub>O</sub> = 0.5 V			-50			-50	μA
I <sub>I</sub>	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
I <sub>IH</sub>	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			50			50	μA
I <sub>IL</sub>	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V	Any A		-400	Any G		-400	μA
			Any G		-2	Any A		-2	mA
I <sub>OS</sub> §	V <sub>CC</sub> = MAX		-50		-225	-50		-225	mA
I <sub>CC</sub>	V <sub>CC</sub> = MAX, Output open	Outputs high	'S240	80	123	80	135	mA	
			'S241, 'S244	95	147	95	160		
		Outputs low	'S240	100	145	100	150		
			'S241, 'S244	120	170	120	180		
		Outputs disabled	'S240	100	145	100	150		
			'S241, 'S244	120	170	120	180		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.





**SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244  
 SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244  
 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

**switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (see Figure 2)**


PARAMETER	TEST CONDITIONS	'S240			'S241, 'S244			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	R <sub>L</sub> = 90 Ω,      C <sub>L</sub> = 50 pF	4.5	7		6	9	ns	
t <sub>PHL</sub>		4.5	7		6	9		
t <sub>PZL</sub>	R <sub>L</sub> = 90 Ω,      C <sub>L</sub> = 50 pF	10	15		10	15	ns	
t <sub>PZH</sub>		6.5	10		8	12		
t <sub>PLZ</sub>	R <sub>L</sub> = 90 Ω,      C <sub>L</sub> = 5 pF	10	15		10	15	ns	
t <sub>PHZ</sub>		6	9		6	9		



**SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244  
SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244  
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

**PARAMETER MEASUREMENT INFORMATION  
SERIES 54LS/74LS DEVICES**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N3064 or equivalent.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. S1 and S2 are closed for  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{PHZ}$ , and  $t_{PLZ}$ ; S1 is open and S2 is closed for  $t_{PZH}$ ; S1 is closed and S2 is open for  $t_{PZL}$ .  
 E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.  
 F. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_O \approx 50 \Omega$ ,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns.  
 G. The outputs are measured one at a time with one input transition per measurement.


**Figure 1. Load Circuits and Voltage Waveforms**



SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244  
 SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244  
 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION  
 SERIES 54S/74S DEVICES




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N3064 or equivalent.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. S1 and S2 are closed for  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{PHZ}$ , and  $t_{PLZ}$ ; S1 is open and S2 is closed for  $t_{PZH}$ ; S1 is closed and S2 is open for  $t_{PZL}$ .  
 E. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_O \approx 50 \Omega$ ;  $t_r$  and  $t_f \leq 7$  ns for Series 54/74 devices and  $t_r$  and  $t_f \leq 2.5$  ns for Series 54S/74S devices.  
 F. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms


# SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244 SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002


## APPLICATION INFORMATION




'LS241, 'S241 USED AS REPEATER/LEVEL RESTORER



'LS240/'S240 USED AS SYSTEM AND/OR MEMORY BUS DRIVER—4-BIT ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD



INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS IN A SINGLE PACKAGE



PARTY-LINE BUS SYSTEM WITH MULTIPLE INPUTS, OUTPUTS, AND RECEIVERS

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265